Discontinued Product—Support Information Only

This literature was published years prior to the establishment of Agilent Technologies as a company independent from Hewlett-Packard and describes products or services now available through Agilent. It may also refer to products/services no longer supported by Agilent. We regret any inconvenience caused by obsolete information. For the latest information on Agilent's test and measurement products go to:

www.agilent.com/find/products

Or in the US, call Agilent Technologies at 1-800-452-4844 (8am-8pm EST)



The HP 1660C/CS/CP-Series **Benchtop Logic Analyzers**

Technical Data

Identifying the cause of problems in embedded microprocessor system designs can be difficult. The HP 1660C/CS/CP-series benchtop logic analyzers have the features to help the design team troubleshoot hardware and find software defects quickly. Team members can verify critical hardware timing relationships, view processor mnemonics, make analog parametric measuretal design with stimulus.

An optional LAN interface enables software designers to capture a realtime microprocessor trace and timecorrelate it to source code in C++ or other high-level languages on a PC or workstation. For time-correlation of source code, order the HP B3740A Software Analysis package.

The combination of 100-MHz state, 500-MHz timing, 2-channel 250-MHz BW scope, or 32-channel 200 M Vector/sec pattern generator, internal hard disk drive, and LAN make the HP 1660C/CS/CP-series benchtop logic analyzers especially well suited to finding problems at the integration stage of prototype hardware and software. [1]

- ments, or functionally test their digi- The internal hard disk drive provides quick storage and retrieval of files. [1]
 - 3.5-inch high-density flexible disk drive supports both DOS and LIF
 - · LAN interface enables access to the logic analyzer files via FTP or NFS. Use X11 windows and display the logic analyzer user interface on a PC or workstation. [1]
 - The HP 1660C/CS/CP-series operating Analysis (SPA). SPA provides state

Get to the root cause of problems quickly.

histograms, state overview, and time interval analysis.

- The HP E2450A Symbolic Download Utility is included with the HP 1660C/CS/CP-series. This utility provides the capability to extract symbolic information from popular object module formats.
- Store data as ASCII files and screen images in TIFF, PCX, and EPS (encapsulated PostScriptTM) formats.
- New graphical trigger macros make trigger setup easier.
- Centronics, RS-232 and HP-IB communications ports make connecting to other devices easier than ever. All of these come standard on all HP 1660C/CS/CP-series models.
- system includes System Performance Standard DIN mouse and keyboard connectors. A mouse ships with every HP 1660C/CS/CP-series.^[1]

[1] Please refer to HP 1664A Product Specifications and Characteristics on page 9.

PostScript™ is a trademark of Adobe Systems Incorporated.

Logic Analyzer Key Specifications and Characteristics

HP Model Number	1660C/CS/CP	1661C/CS/CP	1662C/CS/CP	1663C/CS/CP	1664A
State and Timing Channels	136	102	68	34	34
Timing Analysis	Transitional	al: 250 MHz all cl l: 125 MHz all cha MHz half channe	annels, 250 MHz		
State Analysis Speed	100 MHz, all channels				
State Clocks/Qualifiers	6	6	4	2	2
Memory Depth per Channel	4K per channel, 8K in half-channel modes				
LAN Port	Standard fo	or CP Model, Opt	ion 015 for C/CS	model	N/A

Pattern Generator Key Specifications and Characteristics

HP Model Number	663CP			
Maximum Clock Speed	200 MHz	100 MHz	50 MHz	
Number of Data Channels	16	32	32	
Memory Depth, in vectors	258,048	258,048	258,048	
"IF" Command	No	No	Yes	

Oscilloscope Key Specifications and Characteristics

Model Number	HP 1660CS, HP 1661CS, HP 1662CS & HP 1663CS
Channels	2
Maximum Sample Rate	1 GSa/s per channel
Bandwidth	dc to 250 MHz (dc coupled)
Rise Time	1.4 ns
Vertical Resolution	8 bits
Memory Depth per Channel	8k samples

2

HP 1660C/CS/CP-Series General-**Product Information**

ThinkJet models

					and the state of t
Human Inter	A knob and keypads make up the front- panel human interface. Keys include control,	Alternate Printer Supported	The Epson FX80, LX80 and MX80 printers with an RS-232 or Centronics interface are supported in the Epson 8-bit graphics mode.		encoded in a binary format. They can be stored to or loaded from the hard disk drive or a flexible disk. [1]
	menu, display naviga- tion, and alpha-numer- ic entry functions.	Hard Copy Output	Screen images can be printed in black and	Recording of Acquisition and Storage Times	Binary format configuration/data files are stored with the time of acquisition and
Mouse	A DIN mouse is shipped as standard equipment. It provides full instrument control. Knob functionality is replicated by holding		white from all menus using the <i>Print</i> field. State or timing listings can be also be printed in full or part (starting from center screen)	Times	the time of storage for all models except the HP 1664A, which does not have a real-time clock.
	replicated by holding down the right button		using the <i>Print All</i> selection.	Acquisition	Arming
Keyboard	and moving the mouse left or right. [1] The logic analyzer can	Mass Stora	ge Files	Initiation	Arming is started by Run, Group Run, or the Port In BNC.
	also be operated using a DIN keyboard. Order the HP Logic Analyzer Keyboard Kit, model	Updating the Operating System	The operating system resides in Flash ROM and can be updated from the flexible disk	Cross Arming	Analyzer machines and the oscilloscope can cross-arm each other. [1]
Input/Output, Control, and Printing			drive or from the internal hard disk drive. The HP 1664A boots from disk and	Output	An output signal is provided at the Port Out BNC.
I/O Ports	All units ship with a		requires only a disk change to update the	Port In/Out	
LAN Interface	Centronics parallel printer port, RS-232, and HP-IB as standard equipment. ^[1]	Mass Storage	operating system. Supported by an internal hard disk drive and by a 1.44 Mbyte, 3.5-inch flexible disk drive.	PORT IN Signal and Connection	Port In is a standard BNC connection. The input operates at TTL logic signal levels. Rising edges are valid
	face is available as option 015. The LAN interface comes with both Ethertwist and ThinLan connectors. The LAN supports FTP and PC/NFS connec-	Screen Image Files	Supports DOS and LIF formats. [1] An image file of any display screen can be stored to disk via the display's <i>Print</i> field. Black & white TIFF,	PORT OUT Signal and Connection	input signals. Port Out is a standard BNC connection with TTL logic signal levels. A rising edge is asserted as a valid output.
Drogram	tion protocols. It also works with X11 win- dows packages. ^{[1][2]}		Grayscale TIFF, PCX, Encapsulated PostScript™ (EPS), and	Skew Adjustment and Arming Times	
Program- mability	Each instrument is fully programmable from a computer via HP-IB and RS-232 connections. This feature is standard on all models.	ASCII Data Files	gray-scale TIFF file formats are available. State or timing listings can be stored as ASCII files on a disk via the display's <i>Print</i> field.	Skew Adjustment	Correction factors for nominal skew between displayed timing and oscilloscope signals are built into the oper- ating system
HP Printer Support	Printers which use the HP Printer Control Language (PCL) and have a parallel Centronics, RS-232 or		These files are equiva- lent in character width and line length to hard- copy listings printed via the <i>Print All</i> selection.		ating system. Additional correction for unit-by-unit varia- tion can be made using the <i>Skew</i> field. An entered skew value
HP-IB interface are supported: HP DeskJet, LaserJet, QuietJet, PaintJet, and ThinkJet models			Logic analyzer and soscilloscope files that include configuration and data information (if present) are	[1] Please refer to H	affects the next (not the present) acquisition display. IP 1664A Product Specifications

tion (if present) are

^[1] Please refer to HP 1664A Product Specifications and Characteristics on page 9.
[2] LAN interface is standard for the HP 1660CP-series,

optional for the HP 1660C/CS-series.


HP 1660C/CS/CP-Series Logic Analyzer Specifications and Characteristics


PORT IN Arms Logic Analyzer [3]	15 ns typical delay from signal input to a don't care logic analyzer trigger.
PORT IN Arms Oscilloscope	40 ns typical delay from signal input to an <i>immediate</i> oscilloscope trigger; not available when oscilloscope is in time-qualified pattern triggering mode.
Logic Analyzer Arms PORT OUT [3]	120 ns typical delay from logic analyzer trigger to signal output.
Oscilloscope Arms PORT OUT	60 ns typical delay from oscilloscope trigger to signal output.
Operating E	nvironment
Power	115 Vac or 230 Vac, -22% to +10%, single phase, 48-66 Hz, 320 VA max
Temperature	Instrument, 0° to 50° C (+32° to 122° F). Disk media, 10° to 40° C (+50° to 104°F). Probes and cables, 0° to 65° C (+32° to 149° F)
Humidity	Instrument, up to 95%, relative humidity at +40° C (+140° F). Disk media and hard drive, 8% to 85% relative humidity.
Altitude	To 3,048 m (10,000 ft) [1]
Vibration: Operating	Random vibrations 5–500 Hz, 10 minute per axis, ~ 0.3 g (rms).
Vibration: Non Operating	Random vibrations 5–500 Hz,10 minutes per axis,~ 2.41 g (rms); and swept sine resonant search, 5–500 Hz, 0.75 g (0-peak), 5 minute resonant dwell

@ 4 resonances per

axis.

Physical Factors							
Weight	28.6 lbs. (13 kg) [1]						
Dimensions See figure 1							
Safety IEC 348/ HD 401, UL 1244, and CSA Standard C22.2 No. 231 (series M-89)							
EMC CISPR 11:1990/EN 55011 (1991): Group 1 Class A IEC 801-2:1991/EN 50082-1 (1992): 4kV CD, 8 kV AD IEC 801-3:1984/EN 50082-1 (1992): 3 V/m IEC 801-4:1988/EN 50082-1 (1992): 1kV							






Weight 28.6 lbs (13 kg)

Figure 1

Logic Analyzer Probes				
Input Resistance	100 kΩ ±2%	_		
Input Capacitance	approx. 8 pF (see figure 2)	_		



High Frequency Model for Probe Inputs

Figure 2

Minimum Input Voltage	500 mV peak-to-peak
Swing Minimum Input Overdrive	250 mV or 30% of input amplitude, whichever is greater
Threshold Range	-6.0 V to +6.0 V in 50-mV increments
Threshold Setting	Threshold levels may be defined for pods (17-channel groups) on an individual basis
Threshold Accuracy*	± (100 mV +3% of threshold setting)
Input Dynamic Range	± 10 V about the threshold
Maximum Input Voltage	± 40 V peak
+5 V Accessory Current	1/3 amp maximum per pod
Channel Assignment	Each group of 34 channels (a pod pair) can be assigned to Analyzer 1, Analyzer 2 or remain unassigned.

^[1] Please refer to HP 1664A product specifications and characteristics on page 9.

^[3] Time may vary depending upon the mode of logic analyzer operation.

^{*} Warranted specification.

State Analy	<i>y</i> sis	Minimum Slave to	10.0 ns	Sample Period ^[4]	4 ns/2 ns minimum, 8.38 ms maximum
Maximum State Speed*	100 MHz all models except HP 1664A, which is 50 MHz	Slave Clock Time [5]		Memory Depth per Channel [4]	4096/8192 samples
Channel Count [4]	HP 1660C, CS, CP 136/68 HP 1661C, CS, CP 102/51 HP 1662C, CS, CP 68/34 HP 1663C, CS, CP 34/17	Minimum Master to Slave Clock Time [5]		Time Covered by Data	Sample period × memory depth 16.3 µs min,
Memory	HP 1664A 34/17 4096/8192 samples	Minimum Slave to Mast Clock Time [5]		Transitional	34.4 sec/68.6 sec max Sample is stored in
Depth per Channel [4]		Clock Qualifiers	4.0/0 ns (fixed)	Timing	acquisition memory only when the data changes. A time tag
State Clocks HP 1660C, CS HP 1661C, CS HP 1662C, CS HP 1663C, CS HP 1664A	, CP 6 clocks , CP 4 clocks	Setup/Hold [5] State Tagging [6]	Counts the number of qualified states between each stored state. Measurement can be shown relative to the previous state or		stored with each sample allows recon- struction of waveform display. Time covered by a full memory acquisition varies with the number of pattern changes in the data.
	either one or two state analyzers at any time, except for the 1663C, 1663CS, 1663CP and	State Tag	relative to trigger. Max. count is 4.29×10^9 . 0 to 4.29×10^9	Maximum Timing Speed [4]	125 MHz/250 MHz
	1664A models, which can have only one state or timing analyzer. Clock edges can be	Count State Tag Resolution	1 count	Channel Count [4]	HP 1660C, CS, CP, 136/68 HP 1661C, CS, CP 102/51 HP 1662C, CS, CP 68/34
	ORed together and operate in single phase, two-phase demultiplexing, or two-phase mixed mode. Clock edge is selectable as positive, negative, or both edges for each clock.	Time Tagging [6]	Measures the time between stored states, relative to either the previous state or to the trigger. Max. time between states is 34.4 sec. Min. time between states is 8 ns.	Sample Period [4] Time Covered by Data [4]	HP 1663C, CS, CP 34/17 HP 1664A 34/17 8 ns/4 ns 16.3 µs minimum, 9.7 hrs./6.5 hrs. maximum
State Clock Qualifier	The high or low of up to 4 of the 6 clocks can be	Time Tag Value	8 ns to 34.4 seconds ± (8 ns + 0.01% of time tag value)	Maximum Time	34.4 s
	ANDed or ORed with the clock specification.	Time Tag Resolution	8 ns or 0.1% (whichever is greater)	Between Transitions	
Setup/Hold* I one clock,	3.5/0 ns to 0/3.5 ns	Timing Ana	lysis	Number of Captured	1023-2047/682-4094 Depending on input
one edge one clock, both edges	(in 0.5 ns increments) 4.0/0 ns to 0/4.0 ns (in 0.5 ns increments)	Conventional Timing	Data stored at selected sample rate across all timing channels.	Transitions [4] [4] Full Channel /Hal	
multi-clock, multi-edge	4.5/0 ns to 0/4.5 ns (in 0.5 ns increments)	Maximum Timing Speed [4]	250 MHz / 500 MHz	[5] Specified for an i slew rate = 1V/ns	nput signal VH= $-0.9V$, VL = $-1.7V$, s, and threshold = $-1.3V$
Minimum State Clock Pulse Width*	3.5 ns	Channel Count [4]	HP 1660C, CS, CP 136/68 HP 1661C, CS, CP 102/51	is available in the no speed penalty when time or sta	iging (Count Time or Count State) e full-channel state mode. There is y for tag use. Memory is halved te tags are used unless a pod pair p) remains unassigned in the
Minimum Master to Master Clock Time*	10.0 ns		HP 1662C, CS, CP 68/34 HP 1663C, CS, CP 34/17 HP 1664A 34/17	Configuration me * Warranted speci	enu.

Clock Time* [5]

Data sample and glitch information is stored every sample period	Pattern Recognizers	Each recognizer is the AND combination of bit (0,1, or X) patterns in each label	Greater than Duration (timing only)	Sample period 2-8 ns: 8 ns to 8.389 ms. Accuracy is –2 ns to +10 ns
125 MHz	Pattern	10		Sample period > 8 ns: $(1 \text{ to } 2^{20}) \times \text{sample}$
HP 1660C , CS , CP 68 HP 1661C , CS , CP 51 HP 1662C , CS , CP 34 HP 1663C , CS , CP 17 HP 1664A 17		HP 1661C, CS, CP102/51 HP 1662C, CS, CP 68/34	Less than	period. Accuracy is -2 ns + sample period + 2 ns ± 0.01% Sample period 2-8 ns: 8 ns to 8.389 ms.
8 ns minimum, 8.38 ms maximum		HP 1664A 34/17	(timing only)	Accuracy is –2 ns to +10 ns.
3.5 ns	Pattern	Timing Modes: 13 ns +		Sample period > 8 ns: $(1 \text{ to } 2^{20}) \times \text{sample}$ period.
Sample Period – 1 ns	Recognizer Pulse Width	skew ≤ 125 MHz Timing		Accuracy is 2 ns + sample period – 2 ns ± 0.01%
2048 samples		+ 1 ns + channel-to- channel skew + 0.01%	Qualifier	A user-specified term that can be any state,
Sample Period × 2048: 16.3 µs minimum, 17.1 sec maximum	Range Recognizers	numerically between or on two specified pat- terns (ANDed combina-		no state, any recognizer, (pattern, ranges or edge/glitch), any timer, or the logical combina-
al Accuracy		tion of zeros and/or ones)		tion (NOT, AND, NAND, OR, NOR, XOR, NXOR) of
± 0.01%	Range	2		the recognizers and timers.
2 ns typical,	Range Width	32 channels	Branching	Each sequence level has a branching qualifi- er. When satisfied, the
± (Sample Period Accuracy + channel-to- channel skew + 0.01% of time interval reading)	Edge/Glitch Recognizers	Trigger on glitch or edge on any channel. Edge can be specified as rising, falling or either.		analyzer will branch to the sequence level specified.
Sample Period 2-8 ns: 8.389 ms Sample Period > 8 ns:	Edge/Glitch Recognizers	2 (in timing mode only)		
period	Width (in	HP 1661C, CS, CP102/51		
cifications 	Channels) [4]	HP 1663C, CS, CP 34/17		
Trigger setups can be selected from a categorized list of trigger macros. Each macro is shown in graphical form and has a written description. Macros can be chained together to create a custom	Edge/Glitch Recovery Time	Sample Period 2-8 ns:		
	information is stored every sample period 125 MHz HP 1660C, CS, CP 68 HP 1661C, CS, CP 51 HP 1662C, CS, CP 34 HP 1663C, CS, CP 17 HP 1664A 17 8 ns minimum, 8.38 ms maximum 3.5 ns Sample Period – 1 ns 2048 samples Sample Period × 2048: 16.3 µs minimum, 17.1 sec maximum al Accuracy ± 0.01% 2 ns typical, v3 ns maximum ± (Sample Period Accuracy + channel-to-channel skew + 0.01% of time interval reading) Sample Period 2-8 ns: 8.389 ms Sample Period > 8 ns: 1,048,575 × sample period cifications Trigger setups can be selected from a categorized list of trigger macros. Each macro is shown in graphical form and has a written description. Macros can be chained togeth-	rinformation is stored every sample period 125 MHz HP 1660C ,CS, CP 68 HP 1661C, CS, CP 51 HP 1662C, CS, CP 34 HP 1663C, CS, CP 34 HP 1663C, CS, CP 17 HP 1664A 17 8 ns minimum, 8.38 ms maximum 3.5 ns Sample Period – 1 ns Sample Period × 2048: 16.3 µs minimum, 17.1 sec maximum al Accuracy ± 0.01% Range Recognizers 2 ns typical, v3 ns maximum ± (Sample Period Accuracy + channel-to-channel skew + 0.01% of time interval reading) Sample Period > 8 ns: 1,048,575 × sample period cifications Trigger setups can be selected from a categorized list of trigger macros. Each macro is shown in graphical form and has a written description. Macros can be chained together to create a custom Recognizers Pattern Width (in channels) [4] Pattern Recognizers Pattern Width (in channels) [4]	information is stored every sample period 125 MHz HP 1660C, CS, CP 68 HP 1661C, CS, CP 51 HP 1662C, CS, CP 34 HP 1663C, CS, CP 17 HP 1664A 17 8 ns minimum, 8.38 ms maximum 3.5 ns Sample Period – 1 ns 2048 samples Sample Period × 2048: 16.3 µs minimum, 17.1 sec maximum al Accuracy ± 0.01% Range Recognizers 2 ns typical, v3 ns maximum al Accuracy ± 0.01% Range Recognizers Range Width ± (Sample Period Accuracy + channel-to-channel skew + 0.01% of time interval reading) Sample Period > 8 ns: 1,048,575 × sample period width (n) (0,1, or X) patterns in each label. Recognizers AND combination of bit (0,1, or X) patterns in each label. Pattern Width HP 1660C, CS, CP 136/68 (In channels) HP 1663C, CS, CP 34/17 HP 1664A 34/17 Recognizers Range Width 32 channels Edge/Glitch Recognizers Edge/Glitch Recognizers Trigger setups can be selected from a categorized list of trigger macros. Each macro is shown in graphical form and has a written description. Macros can be chained together or to create a custom	information is stored every sample period 25 MHz HP 1660C, CS, CP 68 HP 1661C, CS, CP 51 HP 1662C, CS, CP 34 HP 1663C, CS, CP 34/17 HP 1664A 34/17 B ns minimum, 8.38 ms maximum 3.5 ns Minimum Pattern and Range Recognizer Pulse Width HP 1660C, CS, CP 34/17 HP 1664A 34/17 HP 1664A

Occurrence Counters	Sequence qualifier may be specified to occur up to 1,048,575 times before	•	n, Measurement y Functions	Labels	Channels may be grouped together and given a 6-character	
Maximum Occurrence	advancing to the next level. Each sequence level has its own counter. 1,048,575	Arming	Each analyzer can be armed by the Run key, the other analyzer, the oscilloscope (CS models only), the pattern gener- ator (CP Models only) or the Port In. [1]		name called a <i>label</i> . Up to 126 labels in each analyzer may be assigned with up to 32 channels per label. Trigger terms may be given an 8-character	
Count	Fach coguence level	Run	Starts acquisition of data in specified trace	Moscurom	name. ent Functions	
Storage Qualification (state only)	Each sequence level has a storage qualifier that specifies the states that are to be stored.	Stop	mode. In single trace mode or the first run of a repeti-	Markers	Two markers (x and o) are shown as dashed lines in the display.	
Maximum Sequencer Speed	125 MHz 12		tive acquisition, Stop halts acquisition and displays the current acquisition data. For subsequent runs in	Time Intervals	The x and o markers measure the time interval between events occurring on one or	
Sequence Levels			repetitive mode, Stop halts acquisition of data and does not		more waveforms or states (available in state when time tagging is on)	
Timing Sequence Levels Timers	Timers may be Started, Paused, or Continued at	Trace Mode	change current display. Single mode acquires data once per trace specification; repetitive mode repeats single	Delta States	The x and o markers measure the number of tagged states between any two states (state only).	
Timers	entry into any sequence level after the first.		mode acquisitions until Stop is pressed or until pattern time interval or compare stop criteria	Patterns	The x or o marker can be used to locate the nth occurrence of a specified pattern	
Timer Range Timer Resolution Timer	400 ns to 500 seconds 16 ns or 0.1% whichever is greater ± 32 ns or ± 0.1%,	Trigger	Displayed as a vertical dashed line in the timing waveform, state waveform and X-Y chart displays and as line 0 in the state listing		before or after trigger, or after the beginning of data. The o marker can also find the nth occurrence of a pattern before or after the x marker.	
Accuracy Timer	whichever is greater 70 ns	Activity	and state compare displays. Provided in the	Statistics	x to o marker statistics are calculated for repetitive acquisitions.	
Data In to Trigger Out BNC Port	e 110 ns typical	Indicators Configurat			Patterns must be speci fied for both markers, and statistics are kept only when both pat- terns can be found in an acquisition. Statistics are minimum x to o time, maximum x	
					to o time, average x to o time, and ratio of valid runs to total runs	

^{1]} Please refer to HP 1664A Product Specifications and Characteristics on page 9.

Compare Mode Functions	Performs post-process ing bit-by-bit comparison of the acquired state data and Compare Image data.	State X-Y Chart Display	Plots value of a speci- fied label (on y-axis) versus states or another label (on x-axis). Both axes can be scaled.	Displayed Waveforms	24 lines maximum on one screen. Up to 96 lines may be specified and scrolled through. SPA includes state
Compare Image	Created by copying a state acquisition into the compare image buffer. Allows editing of any bit in the Compare Image to a 1, X or O.	Markers	Correlated to State Listing, State Compare, and State Waveform displays. Available as pattern, time, or statis- tics (with time counting)	Performance Analysis	histogram, state overview and time interval measurements to aid in the software optimization process. These tools provide a
Compare Image	Each channel (column) in the Compare Image		and states (with state counting on).		statistical overview of your synchronous
Boundaries	can be enabled or dis- abled via bit masks in the Compare Image.	Accumulate	Chart display is not erased between successive acquisitions.	Bases	design. Binary, Octal, Decimal, Hexadecimal, ASCII
	Upper and lower ranges of states (rows) in the compare image can be	State Waveform Display	Displays state acquisitions in waveform format.		(display only), User- defined symbols, two's complement.
	specified. Any data bits that do not fall within	States/div.	1 to 1000 states.	Symbols	
	the enabled channels and the specified range	Delay	– 8191 to + 8192 states.	Pattern	User can define a
Stop	are not compared. Repetitive acquisitions	Accumulate	Waveform display is not erased between successive acquisitions.	Symbols	mnemonic for the spe- cific bit pattern of a label. When data display is SYMBOL, mnemonic is
between the co state acquisitio current Compa	the comparison between the current state acquisition and the current Compare Image	Overlay Mode	Multiple channels can be displayed on one waveform display line. 24 lines maximum on	Range Symbols	displayed where the bit pattern occurs. User can define a mnemonic covering a
Compare Mode Displays	is equal or not equal. Reference Listing display shows the Compare Image and bit masks; Difference Listing display highlights differences between the current state acquisition and the Compare Image.	Displayed Waveforms	one screen. Up to 96 lines may be specified and scrolled through.		range of values. When data display is SYMBOL, values within the speci- fied range are displayed
		Timing Waveform Display	Displays timing acquisition in wave-form format.	as mner from bas	as mnemonic + offset from base of range.
		Sec/div	1 ns to 1000 s; 0.01% resolution.	Number of Symbols	1000 maximum.
Data Entry/		Delay	- 2,500 s to + 2,500 s		
Display Modes	State Listing, State Waveforms, State Chart, State Compare Listing,	Accumulate	Waveform display is not erased between successive acquisitions.		
	Compare Difference Listing, Timing Waveforms, Timing Listing, interleaved time- correlated listing of two state analyzers (time tags on), and time-corre- lated State Listing with Timing Waveforms on the same display.	Overlay Mode	Multiple channels can be displayed on one waveform display line. When waveform size set to large, the value represented by each waveform is displayed inside the waveform in the selected base.		

HP 1660CS-Series Oscilloscope Specifications and Characteristics [1]

General Inf	ormation	Horizontal		Time-Qualified	Triggers on the exiting	
Model Numbers	HP 1660CS, 1661CS, 1662CS, 1663CS	Time Base Range	1 ns/div to 5 s/div	ery time after valid pat-	meets the user-speci- fied duration criterion.	
Number of Channels	2	Time Base Resolution	20 ps \pm [(0.005% of Δ t) + (2 × 10-6 × delay setting) + 150 ps]		or within range duration criterion can be	
Maximum Sample Rate	1 GSa/s per channel	Maximum Negative	- 4 µs to - 40 s (depending on the		20 ns to 160 ns. Recov-	
Bandwidth [7] [11]	dc to 250 MHz (real time, dc coupled)	Acquisition Delay	sample rate)		terns with invalid dura-	
Rise Time [8] [11]	1.4 ns	Maximum Positive	16.7 ms to 2.5 ks (depending on	nding on edge or pattern a specified by the understand the control of the control	Triggers on the nth edge or pattern as	
Vertical Resolution	8 bits	Acquisition Delay	sample rate)		Time-qualification is applied only to the 1st	
Memory Depth 8k samples		Time Interval Measurement	± [(0.005% of ∆t) + (2×10 − 6 × delay		of n patterns.	
Oscilloscop		Accuracy [10] [11]	setting) + 150 ps]	Auto-Trigger Self-triggers if no trigger condition is found		
Input Coupling	g ι ινι ω: ac,αc 50 Ω : dc only	Oscilloscop	e Triggering	~ 50 ms after arming. Measurement Functions		
Input R [11]	1MΩ ± 1% 50Ω ± 1%	Trigger Level Range	Bounded within chan- nel display window		Two markers (x and o)	
Input C	~ 7pF	Trigger Sensitivity [11]	dc to 50 MHz: 0.063 × Full Scale		measure time intervals manually, or automatically with statistics.	
Probes Included	Two HP 10430A probes; 10:1, 1 MΩ 6.5 pF		50 MHz to 250 MHz: 0.125 × Full Scale	Voltage Markers	Two markers (a and b) measure voltage and	
Vertical (at E	BNC)	Trigger Modes	i		voltage differences.	
Maximum Safe Input Voltage	1 MΩ: ±250 V 50 Ω: 5 V rms	Immediate	Triggers immediately after arming condition is met. (Arming condition is Run, Group Run,	Automatic Period, frequency, Measurements rise time, fall time, +width, -width, peak-		
Vertical Sensitivity Range (1:1 Probe)	1 M Ω : ±250 V (ac + dc, <10 kHz) 50 Ω : 5 V rms		cross arming signal, or Port In BNC signal).		to-peak voltage, over- shoot, and undershoot.	
<u> </u>	. A	Edge	Triggers on rising or falling edge from chan-			
	Any integer ratio from 1:1 to 1000:1		nel 1 or 2.			
Vertical (dc) Gain Accuracy [9]	± 1.25% of full scale	Pattern	Triggers on entering or exiting logical pattern specified across channels 1 or 2. Each channels			
dc Offset Range (1:1 probe)	± 2V to ± 250V (depending on the vertical sensitivity)		nels 1 or 2. Each chan- nel can be specified as high (H), low (L), or don't care (X) with respect to	[7] Upper bandwidt degree C above	h reduces by 2.5 MHz for every 35°C.	
dc Offset Accuracy [11]	± [1.0% of channel offset + 2.0% of full scale]		the level settings in the edge trigger menu. Patterns must be >1.75 ns in duration to	[8] Rise time calculated as $t_{\Gamma} = \frac{0.35}{\text{bandwidth}}$ [9] Vertical gain accuracy decreases 0.08% per		
Voltage Measurement Accuracy [11]	± [1.25% of full scale t + offset accuracy + 0.016 V/div]		degree C from software calibration temperatur [10] Specification applies at the maximum sampling rate. At lower rates, replace 150 ps in the form with (0.15 × sample interval) where sample interval)		plies at the maximum sampling tes, replace 150 ps in the formula	
Channel-to- Channel Isolation	dc to 50 MHz – 40 dB 50 MHz to 250 MHz – 30 dB			val is defined as [11] Specifications (value tion temperature)	valid within ± 10°C of auto-calibra-	

HP 1660CP-Series Pattern Generator Characteristics

n 9

The HP 1664A Specifications and Characteristics

The HP 1664A is a low cost version of the HP 1660C/CS/CP-series logic analyzer family. The HP 1664A has some specifications and characteristics that are different from the HP 1660C/CS/CPseries logic analyzers.

The HP 1664A:

- Supports a maximum of 50 MHz state acquisition
- Supports all modes of timing analysis
- Weight 26 pounds (11.8 kg)
- Altitude To 15,000 ft (4,752 m)
- Boots from the floppy disk drive—it does not have flash ROM
- It cannot be upgraded to include an oscilloscope or pattern generator
- Channel count upgrades are not available
- The mouse and keyboard connectors are HP HIL standard
- For the optional keyboard order HP E2427A
- · It cannot be upgraded to a C model
- It does not support the HP B3740A software analyzer software
- It does not support the HP E2450A Symbol Download Utility
- It does not support the software performance analysis software
- · It does not have a hard disk drive
- · It cannot have a LAN port added

Maximum memory depth	258,048 vectors
Number of output channels at 100 MHz to 200 MHz clock	16
Number of output channels at ≤100 MHz clock	32
Maximum number of "IF Condition" blocks at ≤50 MHz clock	1
Maximum number of different macros	100
Maximum number of lines in a macro	1024
Maximum number of parameters in a macro	10
Maximum number of macro invocations	1,000
Maximum loop count in a repeat loop	20,000
Maximum number of repeat loop invocations	1,000
Maximum number of Wait event patterns	4
Number of input lines to define a wait pattern	3
Maximum width of a label	32 bits
Maximum number of labels	126

Lead Set Characteristics

HP 10474A 8-channel probe lead set	Provides most cost effective lead set for the HP 1660CP-series clock and data pods. Grabbers are not included.
HP 10347A 8-channel probe lead set	Provides 50 Ω coaxial lead set for unterminated signals, required for HP 10465A ECL Data Pod (unterminated). Grabbers are not included.

Data Pod Characteristics

HP 10461A TTL DATA POD

Output type	10H125 with 100 Ω series
Maximum clock	200 MHz
Skew (note 1)	typical < 2 ns; worst case = 4 ns
Recommended lead set	HP 10474A




HP 10462A 3-STATE TTL/CMOS DATA POD

Output type	74ACT11244 with 100 Ω series; 10H125 on non 3-state channel 7 (note 2)
3-state enable	negative true, 100 K Ω to GND, enabled on no connect
Maximum clock	100 MHz
Skew (note 1)	typical < 4 ns; worst case = 12 ns
Recommended lead set	HP 10474A



HP 10464A ECL DATA POD (TERMINATED)

Output type	10H115 with 330 Ω pulldown, 47 Ω series
Maximum clock	200 MHz
Skew (note 1)	typical < 1 ns; worst case = 2 ns
Recommended lead set	HP 10474A



HP 10465A ECL DATA POD (UNTERMINATED)

Output type	10H115 (no termination)
Maximum clock	200 MHz
Skew (note 1)	typical < 1 ns; worst case = 2 ns
Recommended lead set	HP 10347A



HP 10466A 3-STATE TTL/3.3 VOLT DATA POD

Output type	74LVT244 with 100 Ω series; 10H125 on non 3-state channel 7 (note 2)
3-state enable	negative true, 100 K Ω to GND, enabled on no connect
Maximum clock	200 MHz
Skew (note 1)	typical < 3 ns; worst case = 7 ns
Recommended lead set	HP 10474A



Note 1: Typical skew measurements made at pod connector with approximately 10 pF/50 K Ω load to GND; worst case skew numbers are a calculation of worst case conditions through circuits. Both numbers apply to any channel within a single or multiple module system.

Note 2: Channel 7 on the 3-state pods has been brought out in parallel as a non 3-state signal. By looping this output back into the 3-state enable line, the channel can be used as a 3-state enable.

Data Cable Characteristics Without a Data Pod

The HP 1660CP data cables without a data pod provide an ECL terminated (1 K Ω to –5.2V) differential signal (from a type 10E156 or 10E154 driver). These are usable when received by a differential receiver, preferably with a 100 Ω termination across the lines. These signals should not be used single ended due to the slow fall time and shifted voltage threshold (they are not ECL compatible).

-5.2 V

Clock Pod Characteristics


10460A TTL CLOCK POD

Clock output type	10H125 with 47 Ω series; true & inverted
Clock output rate	100 MHz maximum
Clock out delay	11 ns maximum in 9 steps
Clock input type	TTL – 10H124
Clock input rate	dc to 100 MHz
Pattern input type	TTL – 10H124 (no connect is logic 1)
Clock-in to clock-out	approximately 30 ns
Pattern-in to recognition	approx. 15 ns + 1 clk period
Recommended lead set	HP 10474A



10463A ECL CLOCK POD

10403A ECL CLUCK PUD	
Clock output type	10H116 differential unterminated; and differential with 330 Ω to –5.2V and 47 Ω series
Clock output rate	200 MHz maximum
Clock out delay	11 ns maximum in 9 steps
Clock input type	ECL – 10H116 with 50 KΩ to –5.2v
Clock input rate	dc to 200 MHz
Pattern input type	ECL – 10H116 with 50 K Ω no connect is logic 0)
Clock-in to clock-out	approximately 30 ns
Pattern-in to recognition	approx. 15 ns + 1 clk period
Recommended lead set	HP 10474A



11

HP 1660C/CS/CP-Series Ordering Information

HP 1660C/CS/CP Series Benchtop Logic Analyzers

HP 1660C	136-Channel 100-MHz State/500-MHz Timing
HP 1660CS	136-Channel 100-MHz State/500-MHz Timing with Integrated 2-Channel 1-GSa/s Oscilloscope
HP 1660CP	136-Channel 100-MHz State/500-MHz Timing with Integrated 32-Channel 200M Vectors /sec Pattern Generator and Ethernet LAN ^[13]
HP 1661C	102-Channel 100-MHz State/500-MHz Timing
HP 1661CS	102-Channel 100-MHz State/500-MHz Timing with Integrated 2-Channel 1-GSa/s Oscilloscope
HP 1661CP	102-Channel 100-MHz State/500-MHz Timing with Integrated 32-Channel 200M Vectors /sec Pattern Generator and Ethernet LAN ^[13]
HP 1662C	68-Channel 100-MHz State/500-MHz Timing
HP 1662CS	68-Channel 100-MHz State/500-MHz Timing with Integrated 2-Channel 1-GSa/s Oscilloscope
HP 1662CP	68-Channel 100-MHz State/500-MHz Timing with Integrated 32-Channel 200M Vectors /sec Pattern Generator and Ethernet LAN[13]
HP 1663C	34-Channel 100-MHz State/500-MHz Timing
HP 1663CS	34-Channel 100-MHz State/500-MHz Timing with Integrated 2-Channel 1-GSa/s Oscilloscope
HP 1663CP	34-Channel 100-MHz State/500-MHz Timing with Integrated 32-Channel 200M Vectors /sec Pattern Generator and Ethernet LAN[13]
HP 1664A	34-Channel 50-MHz State/500-MHz Timing

Logic Analyzer Probes

Every HP 1660-Series logic analyzer ships standard with a complete probe kit that contains all of the acquisition cables (p/n 01660-61605), lead sets (01650-61608), grabbers (5090-4356) and other accessories that you require for general purpose logic analysis. The HP 1660CP-Series requires the appropriate clock and data pods to be ordered as options as noted below.

Additional HP 1660C/CS/CP Series Product Options

Option 015 Ethernet LAN interface [13]
Option 0B1 Extra User Manual
Option OB3 Add Service Manual
Option OBF Add Programming Manual
Option 908 Rack Mount Kit
Option UK9 Front Panel Cover
Option W30 3-Year extended repair service
Option W50 5-Year extended repair service

HP 1660CP Series Required Product Options

Option 011	TTL Clock Pod and Lead Set (1 ea 10460A + 1 ea 10474A)
Option 012	3-state TTL/3.3V Data Pod and Lead Set (1 ea 10466A + 1 ea 10474A)
Option 013	3-state TTL/CMOS Data Pod and Lead Set (1 ea 10462A + 1 ea 10474A)
Option 014	TTL Data Pod and Lead Set (1 ea 10461A + 1 ea 10474A)
Option 021	ECL Clock Pod and Lead Set (1 ea 10463A + 1 ea 10474A)
Option 022	ECL (terminated) Data Pod and Lead Set (1 ea 10464A + 1 ea 10474A)
Option 023	ECL (unterminated) Data Pod and Lead Set (1 ea 10465A + 1 ea 10347A)

Note: For the pattern generator of HP 1660CP-series, please order at least one clock pod and at least one data pod for every eight (8) output channels from the above options or accessories listed on page 12.

HP 1660C/CS/CP Series Upgrades

HP E2460CS [12]	Upgrade to add two-channel 1-GSa/s, 250-MHz BW oscilloscope to any of the HP 1660CS series (oscilloscope upgrade does not apply to HP 1660A-series)
HP E2495A [12]	Upgrade to add 32-channel, 200 M Vectors/sec pattern generator (this upgrade does not apply to the HP 1660CS-series and HP 1664A)
HP E2427B	Add keyboard with DIN connector (PC style)
HP E2427A	Add keyboard with HIL connector (HP 1664A only)
HP E2472A [12]	Upgrade to add LAN capability to HP 1660C/CS series (this upgrade does not apply to the HP 1664A)
HP E2460B [†] [12]	Upgrades HP 1661C/CS to 136-channel HP 1660C/CS model, option 001 upgrades channel count of HP 1662C/CS to 1660C/CS, option 002 upgrades channel count of HP 1663C/CS to 1660C/CS
HP E2461B [†] [12]	Upgrades HP 1662C/CS to 102-channel 1661C/CS model, option 001 upgrades channel count of 1663C/CS to 1661C/CS
HP E2462B [†] [12]	Upgrades HP 1663C/CS to 64-channel 1662C/CS model
HP E2469A [12]	Upgrade HP 1660A/AS series to HP 1660C/CS series (includes LAN capability—do not order additional HP E2472A)

Accessory Software

HP B3740A	Software Analyzer
Opt AJ4	IBM, 3.5" Media/Documentation
Opt AAY	HP 9000 Series 700
-	Media/Documentation
Opt AAV	SUN (Solaris and SUN OS)
-	Media/Documentation
Opt UDY	IBM Single User License
Opt UBY	HP 9000 Series 700 Single User
-	License
Opt UBK	SUN (Solaris and SUN 0S) Single
	User License
HP 10391B	Inverse Assembler
	Development Package

- [12] Upgrade includes cost of installation at a Hewlett-Packard Service Center. Upgrade is not customer
- [13] Ethernet LAN interface is included standard on the HP 1660CP-series and HP 1670D-series models. LAN is optional on the HP 1660C-series and HP 1660CS-series. LAN is not available on the HP 1664A.
- Channel count upgrades do not apply to the HP 1664A.

Additional Ordering Information

State/Timing Analyzer Probes & Lead Sets

HP 5959-9333	Five grey probe leads for HP 1660X-Series
HP 5959-9334	Five short ground leads for HP 1660X-Series
HP 5959-9335	Five long ground leads for all state and timing
HP 01650-61608	16-Channel probe lead set for state and timing analyzers
HP 01650-63203	Termination adaptor for state and timing analyzers
HP 1810-1278	9-Channel IC termination (DIP)
HP 1810-1588	Termination IC SIP
HP 1251-8106	2×10, 0. 1-inch center header (Similar to 3M p/n 2520-6002)
HP 5090-4356	Surface-mount grabbers (package of 20)
HP 5959-0288	Throughhole grabbers (package of 20)

Other Accessories for HP Logic Analyzers

HP 1180B	Testmobile for HP 1660-series
HP 92199B	Power strip
HP 5041-9456	Front cover for HP 1660-series
HP 5062-7379	Rack mount kit for HP 1660 Series

Oscilloscope Probes and Accessories [1]

HP 10433A	10:1, 10 M Ω , 10 pF mini-probe, 2 m
HP 10437A	1:1, 50 Ω mini-probe, 2 m
HP 10439A	1:1, 1 M Ω , 64 pF mini-probe, 2 m
HP 10440A	100:1, 10 MΩ 2.5 pF mini-probe, 2 m
HP 10441A	10:1, 10 MΩ, 9 pF mini-probe, 2 m
HP 1145A	Dual 10:1, 1.6pF, 1 MΩ active probe

Pattern Generator Accessories

HP 10460A	TTL Clock Pod for the HP 1660CP-series	
HP 10461A	8-channel TTL Data Pod for the HP 1660CP-series	
HP 10462A	8-channel 3-state TTL/CMOS Data Pod for the HP 1660CP-series	
HP 10463A	ECL Clock Pod for the HP 1660CP-series	
HP 10464A	8-channel ECL (terminated) Data Pod for the HP 1660CP-series	
HP 10465A	8-channel ECL (unterminated) Data Pod for the HP 1660CP-series (use HP 10347A lead set)	
HP 10466A	8-channel 3-state TTL/3.3V Data Pod for the HP 1660CP-series	
HP 10474A	8-channel Probe Lead Set for the HP 1660CP-series	
HP 10347A	8-channel (50-ohm Coaxial) Probe Lead Set	

Related HP Literature

Title	Publication Description	HP Pub. Number
HP 1660C/CS-Series and HP 1670D-Series Logic Analyzers	Color Brochure	5964-3665E
The HP 1660CP-Series Logic Analyzers With Integrated 32-Channel 200 mVectors/Sec Pattern Generator	Color Photo Card	5966-1490E
The HP 1670-Series Benchtop Logic Analyzers	Technical Specifications	5964-3666E
Introduction to the HP 1660C/CS and 1670D-Series Logic Analyzers	Video (NTSC) Video (PAL)	5965-7501EUS 5965-7501E

Warranty Information

All Hewlett-Packard products described in this document are warranted against defects in material and workmanship for a period of one year from date of shipment. Option W03 provides a three-month on-site warranty in lieu of the standard one-year return-to-HP warranty. Three-year and five-year return-to-HP repair services are also available. Refer to individual product manuals for detailed descriptions and terms of warranty.

For more information about Hewlett-Packard test & measurement products, applications, services, and for a current sales office listing, visit our web sites: http://www.hp.com/go/tmdir

http://www.hp.com/go/tmdir http://www.hp.com/go/logicanalyzer http://www.hp.com/go/emulator You can also contact one of the following centers and ask for a test and measurement sales representative.

United States:

Hewlett-Packard Company Test and Measurement Call Center P.O. Box 4026 Englewood, CO 80155-4026 1 800 452 4844

Canada:

Hewlett-Packard Canada Ltd. 5150 Spectrum Way Mississauga, Ontario L4W 5G1 (905) 206 4725

Europe:

Hewlett-Packard European Marketing Centre P.O. Box 999 1180 AZ Amstelveen The Netherlands (31 20) 547 9900

Japan:

Hewlett-Packard Japan Ltd. Measurement Assistance Center 9-1, Takakura-Cho, Hachioji-Shi, Tokyo 192, Japan Tel: (81) 426 56 7832 Fax: (81) 426 56-7840

Latin America:

Hewlett-Packard Latin American Region Headquarters 5200 Blue Lagoon Drive 9th Floor Miami, Florida 33126 U.S.A.

Tel: (305) 267 4245 (305) 267-4220 Fax: (305) 267-4288

Australia/New Zealand:

Hewlett-Packard Australia Ltd. 31-41 Joseph Street Blackburn, Victoria 3130 Australia 1 800 629 485 (Australia) 0800 738 378 (New Zealand) Fax: (61 3) 9210 5489

Asia Pacific:

Hewlett-Packard Asia Pacific Ltd 17-21/F Shell Tower, Times Square, 1 Matheson Street, Causeway Bay, Hong Kong Tel: (852) 2599 7777

Fax: (852) 2506 9285

Copyright ©

Hewlett-Packard Company 1997 Technical information in this document is subject to change without notice.

5964-3664E Printed in the U.S.A.